

Fig. 1

NVIC Control Table




Fig. 2

Stack Memory




Fig. 3

Priority Inversions





Fig. 4

5/10



6/10

Main Flow






Fig. 6

7/10

Main Flow with Tail Chaining




Pre-emption Flow



9/10

Return From Interrupt Flow



Tail Chaining Flow




Fig. 10